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ABSTRACT
To speedup Deep Neural Networks (DNN) accelerator design and
enable effective implementation, we propose HybridDNN, a frame-
work for building high-performance hybrid DNN accelerators and
delivering FPGA-based hardware implementations. Novel tech-
niques include a highly flexible and scalable architecture with a
hybrid Spatial/Winograd convolution (CONV) Processing Engine
(PE), a comprehensive design space exploration tool, and a complete
design flow to fully support accelerator design and implementation.
Experimental results show that the accelerators generated by Hy-
bridDNN can deliver 3375.7 and 83.3 GOPS on a high-end FPGA
(VU9P) and an embedded FPGA (PYNQ-Z1), respectively, which
achieve a 1.8x higher performance improvement compared to the
state-of-art accelerator designs. This demonstrates that HybridDNN
is flexible and scalable and can target both cloud and embedded
hardware platforms with vastly different resource constraints.
1 INTRODUCTION
With deeper and more complicated layer connections, DNNs are
becoming more compute- and memory-intensive, which require
hardware accelerators to deliver high throughput, low end-to-end
latency, and high energy efficiency. Recently, researchers have fo-
cused on building customized DNN accelerators by taking advan-
tage of different hardware devices, including GPUs, FPGAs, and
ASICs, to improve the speed and efficiency of DNN inference [1–8].
By considering the accelerator deployment for real-life AI applica-
tions, energy-hungry GPU-based accelerators are difficult to meet
the energy/power constraints while the ASIC-based designs require
a long time-to-market period. FPGAs, therefore, become promising
candidates for DNN implementations with improved latency and
energy consumption compared to GPUs while offering much more
flexibility than ASICs because of their reconfigurable features [2–6].
Recent years, High-Level Synthesis (HLS) techniques have signif-
icantly improved the developing efficiency of FPGA-based hardware
design by allowing to program FPGAs in high-level languages (e.g.,
C/C++)[9–11]. However, building a high-performance FPGA-based
DNN accelerator is still non-trivial since it requires customized
hardware implementation, iterative hardware/software verification
to ensure functional correctness, and effective design space ex-
ploration for sophisticated accelerator configurations. To improve
the efficiency of accelerator design, we have witnessed a growing
interest in developing automation frameworks for building DNN
accelerators from a higher level of abstraction, using DNN-specific
algorithmic descriptions and pre-defined high-quality hardware
templates for fast design and prototyping [5, 6, 12–15]. However,
design difficulties still exist as recent development trends in cloud
and embedded FPGAs present completely different challenges for
satisfying diverse requirements of DNN applications. For example,
latest-generation cloud FPGAs have widely utilized multiple dies to
multiply the available resources for delivering higher throughput
[16, 17]. However, the cross-die routing and distributed on-chip
memory can easily cause timing violations, and lower the achiev-
able performance once the accelerator designs fail to scale up/down
to match the die size. On the other hand, embedded FPGAs are in-
tegrating heterogeneous components (e.g., CPUs, GPUs) to handle
different parts of the targeted tasks efficiently. Without a highly
flexible task partitioning strategy, it is impossible to fully utilize
the on-chip resources and leverage all the advantages of the par-
ticular hardware. Meanwhile, many researchers are seeking for
improvements from a software perspective by using fast CONV
algorithms (e.g., Winograd and Fast Fourier Transform) [18–21].
Although these accelerators can achieve higher performance than
conventional designs, they suffer from more stringent restrictions
imposed by use cases and require more complicated design flows.
To address these challenges, we propose HybridDNN, an end-to-
end framework of building and implementing high-performance
DNN accelerators on FPGAs leveraging the Winograd algorithm.
To summarize, the main contributions of this paper are as follows.
• We propose HybridDNN, which can generate highly optimized
accelerators for the latest generation of cloud and embedded
FPGAs. Described by HLS, the generated designs can be easily
fine-tuned for better customization.
• We introduce a highly flexible and scalable DNN accelerator
architecture with a hybrid-mode (Spatial and Winograd) CONV
PE and a multi-dataflow (with Input Stationary (IS) and Weight
Stationary (WS)) structure.
• We integrate a comprehensive set of tools in HybridDNN for
performance estimation and design space exploration to guide
the accelerator design with improved performance.
2 RELATEDWORKS
There are intensive studies of designing and optimizing DNN ac-
celerators on FPGAs. Authors in [2] present a dynamic data quanti-
zation scheme for DNN parameters to relax the required memory
access bandwidth. To reduce DNN inference latency for both em-
bedded and cloud platforms, DNNBuilder proposes a fine-grained,
layer-based pipeline architecture along with optimal resource al-
location targeting real-life DNN with high definition inputs [5].
More advanced optimizations are investigated in accelerator de-
sign to achieve better balance between DNN inference accuracy
and efficiency, such as using extremely low precision DNN pa-
rameters [12], fast CONV algorithms [21], and hardware/software
co-design [7, 22, 23]. The literature also focuses on developing
systematic tools for building DNN accelerators. A framework is
proposed in [24] to use systolic arrays for accelerating DNN infer-
ence and the framework proposed in [25] enables task partitioning
with compute-intensive CONV layers implemented on an FPGA
and fully-connected (FC) layers handled by a CPU. In addition,
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Figure 1: HybridDNN Design Flow
DeepBurning [13] introduces a design flow of using parameterized
pre-defined RTL modules to construct accelerators and FP-DNN
[15] uses a mixture of RTL and HLS for better flexibility.
3 THE PROPOSED DESIGN FLOW
HybridDNN provides an end-to-end design framework which can
generate high-performance instruction-based DNN accelerator de-
signs and FPGA implementations in four steps (Figure 1). In Step
(1), the targeted FPGA specification and the pretrained DNN model
are passed to HybridDNN parser to capture hardware resource
availability and DNN structure. In Step (2), HybridDNN launches
the Design Space Exploration (DSE) engine for design guidelines
by considering both hardware and software perspectives. Design
choices related to configurations of hardware instances on FPGAs
are considered as hardware perspectives (e.g., the parallel factors of
PE, the tile size of Winograd CONV) while factors corresponding
to runtime task mapping are considered as software perspectives
(e.g., selections of PE operating mode, dataflow strategies, and task
partitioning schemes). Detailed discussions of the DSE will be in
Section 5. After running DSE, in Step (3), the HLS template config-
urations are finalized and transformed into synthesizable C-level
descriptions and ready for deployment on the targeted FPGA. The
DNN mapping strategy is handled by HybridDNN compiler to gen-
erate executable instructions for running the generated accelerators
which will be discussed in Section 4. In Step (4), a light-weight
runtime is deployed on the host CPU to manage the execution of
the generated accelerator by enabling a 4-stage instruction pipeline
and I/O data management.
4 ACCELERATOR DESIGN
HybridDNN generates a hybrid Spatial/Winograd DNN accelera-
tor and provides solutions to two major challenges of using such a
hybrid design: (1) HybridDNN efficiently reuses one PE for both con-
ventional CONV (Spatial CONV) and Winograd CONV to minimize
the overhead of FPGA computing resources and (2) HybridDNN
provides a decent input/output data organization mechanism to
support a flexible switch between the Spatial and Winograd modes.
We will illustrate why these challenges are non-trivial and our
detailed solutions in this section.
4.1 Architecture and Instruction Design
A folded accelerator architecture is generated by HybridDNN to
maximize the support of different DNNs. As shown in Figure 3, the
accelerator is constructed with four functional modules as: (1) a
LOAD_INP and (2) a LOAD_WGT module for loading input feature
maps and DNN parameters, respectively, from external memory to
on-chip buffers; (3) a COMP module to handle computations; and
(4) a SAVE module for sending intermediate results back to external
memory. In addition, a controller (CTRL module) is designed for
instruction fetch and decode. Solid lines and dash lines in Figure 3
represent the data path and instructions path, respectively.
To utilize these functional modules, we propose five different
instructions as: LOAD_INP, LOAD_WGT, LOAD_BIAS, COMP,
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Figure 2: Customized Instruction Set
and SAVE (Figure 2). Each instruction is encoded using 128 bits
and contains a WINO_FLAG domain for indicating the current
CONV mode (whether Winograd or Spatial CONV). BUFF_BASE
and DRAM_BASE domains in LOAD_INP, LOAD_WGT, and SAVE
instructions allow the HybridDNN compiler to fully control the
data access behavior of the accelerator and dynamically employ
Input Stationary (IS) or Weight Stationary (WS) dataflow (with
more details in Subsection 4.2.4) following the exploration of DSE.
In order to maximize performance, we employ two approaches to
let all the functional modules work concurrently. We first allocate
ping-pong buffers for input/output data from/to the external mem-
ory to overlap data access and computation. Then, we introduce
handshake FIFOs between three pairs of data producer and con-
sumer, such as “LOAD_INP and COMP”, “LOAD_WGT and COMP”,
and “COMP and SAVE” (which are indicated as blue arrows in Fig-
ure 3), to prevent hazards. For each pair, the consumer will wait for
the producer to emit a token through the handshake FIFO before
reading and processing corresponding data. Meanwhile, the pro-
ducer will wait for a token from the consumer as well, to avoid data
pollution. With these two approaches, we can effectively hide the
external memory access latency and improve overall performance.
4.2 Hybrid Spatial and Winograd PE
The COMP module can dynamically reuse one PE to process either
Spatial or Winograd CONV. As shown in Figure 3, the proposed
COMP module allocates most of the computation resources to a PE
with dynamic parallel factors according to different CONV modes.
It also contains an accumulating buffer and a couple of load and
save managers which can be reconfigured to satisfy different data
access and computation patterns of Spatial or Winograd CONV.
4.2.1 Winograd CONV. Assuming a convolutional layer with
a 3-dim input feature D (size H ×W with C channels) and a 4-
dim kernel G (size R × S with K output and C input channels), an
F (m ×m, r × r )Winograd algorithm [18] can generate output as Eq.
1. In this equation, Y and d represent output and input tiles, while д
represents kernels. A, G, and B are constant transforming matrices
and ⊙ represents Element-Wise Matrix Multiplication (EWMM).
Input feature D is partitioned into multiple input tiles, d , with size
(m+ r − 1) × (m+ r − 1) while adjacent tiles share an (r − 1) overlap.
In Eq. 1, the output tile size ism ×m and the kernel size is r × r .
Y = AT
[ [
GдGT
] ⊙ [BT dB] ] A (1)
The advantage of Winograd CONV comes from the lower computa-
tion complexity. For example, an F (4×4, 3×3)Winograd algorithm
requires 36 multiplications for one output tile, while the Spatial
CONV needs 144 multiplications. The reduction of multiplications
is 4 times in this case. Although Winograd CONV introduces extra
additions due to the transformation in Eq. 1, the cost of implement-
ing addition is much lower than multiplication in hardware. These
extra additions will not cause obvious performance slowdown.
To further improve the efficiency of implementing Winograd
CONV in hardware, we transform Eq. 1 and express it in the form
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Figure 3: Hardware Architecture Design Generated by HybridDNN
of General Matrix Multiplication (GEMM) shown in Eq. 2.
Yk, x˜,y˜ = A
T
[
C∑
c=1
Uk,c ⊙ Vc,i, x˜,y˜
]
A (2)
whereU andV representGдGT andBTdB, respectively; and the pair
(x˜ , y˜) indicates the coordinate of the input tile. Since we can split
all the EWMMs in Eq. 2 into (m + r − 1) × (m + r − 1) independent
GEMMs, both Winograd and Spatial CONV can be represented
in the form of GEMM. With the uniform representation, we can
instantiate one engine but support two CONV modes.
4.2.2 Processing Engine (PE). Wedefine PI , PO , and PT as three
dimensions of parallel factors in a PE. Figure 3 shows that a PE
contains a PT × PT array of GEMM cores, and each GEMM core
is a PI × PO broadcast array. The parallel dimensions of Spatial
and Winograd CONV are shown in Figure 3, where PI and PO
can be scaled to meet the resources restrictions of different FPGA
platforms. PT is equal to (m + r − 1) which indicates the input tile
size of Winograd CONV algorithm.
For each GEMM core, we unroll along input and output channel
dimensions, which means we will broadcast PI channels of the
input feature maps and collect PO channels of the output feature
maps during the computation. In this fashion, one GEMM core is
able to compute one General Matrix-Vector Multiplication (GEMV)
in each clock cycle. By configuring the PE in Spatial mode, all the
GEMM cores are merged into one large broadcast array; while in
Winograd mode, each GEMM core is responsible for calculating
one element of the EWMM operation shown in Eq. 2.
4.2.3 Load and Save Manager. Given the reusable PE, the next
step is to pass sufficient and organized data (DNN input feature
maps and parameters) to perform efficient computations. A novel
reconfigurable load and save manager is proposed to handle data
supply for diverse data access and computation patterns of Wino-
grad and Spatial CONV. For Spatial mode, the load manager directly
loads input feature maps and broadcast them to the PE, while the
save manager sums up the results from each row of GEMM cores
and pass the partial sum to the accumulating buffer. For Winograd
mode, the load manager performs an online input transform from
input tile d to BTdB, and passes the transformed input to GEMM
cores in the PE. The save manager also transforms the output tile
with constant matrix A and pass the transformed results to the
accumulating buffer. Regarding DNN parameters for Winograd, we
perform an offline transformation from pretrained DNN models.
4.2.4 CONV Operation Partition. Due to the limited memory
resources on FPGA, feature maps and weights are not always ac-
commodated by on-chip memory. To solve this problem, we use an
adaptive partition strategy to ensure a flexible support for different
FPGA platforms. We partition input and output feature maps into
H (Spatial CONV) or H/m (Winograd CONV) groups along the
dimension of feature map height H . We partition the DNN weights
into GK groups along the dimension of output channels K . Under
this strategy, one CONV operation is partitioned into H ×GK and
H/m ×GK groups for Spatial and Winograd CONV, respectively.
We also provide two types of dataflow for processing the CONV
operation as IS and WS. For IS dataflow, the accelerator first loads
one group of input feature maps, followed byGK groups of weights
serially. It then completes all calculations related to the available
input feature maps. For WS dataflow, accelerator keeps weights
on chip, and for each group of weights, all groups of input feature
maps need to be loaded to carry out the computation.
4.2.5 Computing Mechanism. Figure 4 shows the pseudo-code
of Spatial and Winograd CONV execution in our accelerator. Two
design choices are first decided as: (1) CONV mode (Winograd or
Spatial CONV) which determines the computing pattern of CONV
operations; and (2) dataflow strategy (IS or WS) which determines
the loops and instructions order and data dependency. The design
choices here are often empirical which are mainly determined by
computation/memory demands of DNN layers and available re-
sources of the targeted FPGA. In general, the Winograd CONV
requires higher memory access bandwidth than the Spatial one,
while IS prefers larger feature maps compared to WS. In Hybrid-
DNN, we propose a novel DSE (Section 5) to leverage these design
choices and guarantee optimized performance. With these informa-
tion encoded in the instructions generated by HybridDNN compiler,
our accelerator can flexibly execute CONV operations in four dif-
ferent design combinations but largely reuse the same PE without
redundant structures.
To enhance the generality of Winograd algorithm, we also intro-
duce a kernel decomposition method in Figure 4 to support larger
kernel size (> r ×r ) but using a F (m×m, r ×r )Winograd algorithm.
Suppose we target a CONV layer with a R × S kernel (R > r , S > r ),
the kernel will be decomposed into
⌈R
r
⌉×⌈ Sr ⌉ kernels with size r ×r ,
where zero padding will be applied if necessary. By accumulating
the partial results of CONV with r × r kernels, we can output the
same results of Wingrad CONV with larger kernel size.
Design Choice #1: Winograd or Spatial CONV
Design Choice #2: Weight or Input Stationary
Accelerator: COMP Instruction Execution
Load
Manager
Reusable
PE
Save
Manager
Figure 4: Pseudo-Code of the Execution of CONV
4.3 Memory Management
The memory access patterns are different for Spatial or Winograd
CONV due to different parallel factors. It causes problems when
successive layers are not implemented in the same CONV mode
so that data reordering is inevitable between these layers. To solve
this problem, HybridDNN proposes a novel memory structure and
an efficient data reordering mechanism. The on-chip buffers are
partitioned with factors shown in Table 1 to enable the parallel
access to the data. The data layouts in on-chip buffers and external
memory are shown in Figure 5 when PT = 4. We consider a GEMV
operation of a vector with PI channels of input feature maps as basic
operation. So each element shown in Figure 5 represents a vector
of PI or PO channels for input or output feature maps, respectively.
Given this proposed data layout, we design a reconfigurable
feature for the SAVE module to support all four possible data layout
transforms (WINO-to-WINO, WINO-to-SPAT, SPAT-to-SPAT, and
SPAT-to-WINO), while the LOAD module supports two transforms
(WINO-to-WINO and SPAT-to-SPAT) as shown in Figure 5. For
example, we assume the first (left) and the second (right) layer are
implemented by Winograd and Spatial CONV, respectively. For the
first layer, the SAVE module will work at WINO-to-SPAT mode and
pass the output feature maps to the external memory following
the blue arrows. Then, for the second layer, the LOAD module will
load the inputs from the external memory following red arrows.
With this mechanism, the required data reordering is offloaded to
the SAVE module, which ensures proper data layouts for different
CONV modes chosen by the successive layer.
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Figure 5: Feature Maps Data Layout
Table 1: Partition Factors of On-Chip Buffers
In Buffer Weight Buffer Out Buffer
In Channel P I (P I × PT ) P I (P I × PT ) −
Out Channel − PO (PO × PT ) PO (PO × PT )
Fmap Row PT (1) − m(1)
Fmap Col. PT (1) − m(1)
Weight Row − PT (1) −
Weight Col. − PT (1) −
*Partition factors inside of the brackets belong to Spatial mode, while factors outside
of the brackets belong to Winograd mode.
5 PERFORMANCE ESTIMATION AND DESIGN
SPACE EXPLORATION
With the scalable and flexible accelerator design paradigms, Hybrid-
DNN can explore a large design space in both hardware and soft-
ware perspectives. In this section, we first develop highly-accuracy
analytical models for resource utilization and latency estimation,
and then design a DSE tool to effectively explore design space and
find out the optimal configurations for building DNN accelerators.
5.1 Resources Utilization Modeling
The resource utilization of the generated accelerator is determined
by PI , PO , PT , and DATA_WIDTH . Since HybridDNN supports
F (2 × 2, 3 × 3) and F (4 × 4, 3 × 3)Winograd algorithms, PT should
be equal to 4 or 6. It is possible to support larger PT in Winograd
algorithm, but it also introduces a large amount of extra additions
which eliminates the advantage of using Winograd mode [21]. The
data bitwidth is represented by DATA_WIDTH . Regarding DSP
utilization, we use Eq. 3 by considering three factors as: (1) the size
of PE; (2) the data bitwidth of the multiplier inputs; and (3) the
number of multipliers for address generation. α is the correction
term related to quantization strategies and β is the number of DSPs
for address generation, which is an FPGA-independent constant.
NDSP = P I × PO × PT 2 + α × PO ×m2 + PO + β (3)
For memory resource, we assume all the on-chip memory are
implemented using BRAM. The utilization of BRAM mainly comes
from on-chip buffers as shown in Eq. 4, where BRAM_WIDTH is
the data bitwidth of one BRAM instance on the targeted FPGA.
NBRAM =
DATA_W IDTH
BRAM_W IDTH ×
(
P I × PT 2
+P I × PO × PT 2 + (1 + α ) × PO ×m2
) (4)
We also estimate the LUT utilization as:
NLUT = γ ×
(
P I × PO × PT 2
)
×
(
1 + δ ×m2
)
(5)
whereγ is the number of LUTs per MAC unit and δ is the correction
term related to the impact ofm. In our design, α , β , γ , and δ can be
pre-defined through profiling.
5.2 Latency Modeling
The latency of executing a CONV layer using the proposed COMP
module with working frequency FREQ can be calculated by Eq. 6
(Spatial) and Eq. 7 (Winograd).
T spatCP =
K ×C × R × S × H ×W
FREQ × P I × PO × PT 2 (6)
TwinoCP =
K ×C × ⌈ Rr ⌉ × ⌈ Sr ⌉ × PT 2 × H ×W
FREQ × P I × PO × PT 2 ×m2 (7)
The latency of using Winograd mode is lower than Spatial mode
when running the same CONV layer due to lower computation
complexity. Assuming the external memory bandwidth is BW , we
use Eq. 8 (Spatial) and Eq. 9 (Winograd) to indicate the latency of
loading data in LOAD_WGT module.
T spatLDW =
K ×C × R × S
min(BW , FREQ × P I × PO × PT ) (8)
TwinoLDW =
K ×C × ⌈ Rr ⌉ × ⌈ Sr ⌉ × PT 2
min(BW , FREQ × P I × PO × PT ) (9)
Noted that Winograd mode asks more data from memory com-
pared to Spatial mode, so the latency of loading data in Wino-
grad mode is much longer. For example, assuming m = 4 and
r = 3 with 5 × 5 kernel, the loading latency of Winograd mode is
2×2×62
5×5 = 5.76× compared to Spatial mode. We also calculate the
latency of LOAD_INP (Eq. 10) and SAVE module (Eq. 11):
TLDI =
C × H ×W
min(BW , FREQ × P I × PT ) (10)
TSV =
K × H ×W
min(BW , FREQ × PO × PT ) (11)
Assuming all the functional modules work concurrently, the
overall latency is determined by the one with the longest latency.
However, it is more complicated in reality because there exist data
dependencies between these modules. Taking this and the com-
puting mechanism described in subsection 4.2 into consideration,
the memory access latency that cannot be hidden is separately
calculated as Tpenalty . So, the overall latency can be modeled as:
T spat−is =max
(
TLDI , H ×T spatLDW , T
spat
CP , TSV
)
+T spat−ispenalty (12)
T spat−ws =max
(
GK ×TLDI , T spatLDW , T
spat
CP , TSV
)
+T spat−wspenalty (13)
Twino−is =max
(
TLDI ,
H
m
×TwinoLDW , TwinoCP , TSV
)
+Twino−ispenalty (14)
Twino−ws =max
(
GK ×TLDI , TwinoLDW , TwinoCP , TSV
)
+Twino−wspenalty
(15)
5.3 Architecture-Aware DNN Mapping
With the accurate estimations of resource overhead and latency,
the design space exploration becomes an optimization problem
targeting the lowest overall latency of processing a specific DNN
model. We use Table 2 to describe this optimization problem when
targeting a DNN with L CONV or FC layers. We assume the latency
of the l-th layer is Tl . Also, we introduce a hardware parameter NI
to represent the number of accelerator instances on one FPGA. To
solve the optimization problem, we propose a novel DSE algorithm
to search for the optimal design choice in 3 steps. In Step(1), given
the limited choices of PT , for each PT , we take turns to increase the
value of PI , PO , and NI until any one of the resource constraints
is no longer satisfied. We then collect the possible combinations
regarding HW parameters listed in Table 2. In Step(2), we consider
Table 2: DSE Optimization Problem
HW Parameters P I, PO, PT , N I
SW Parameters {mode1,mode2, ...modeL },{dataf low1, dataf low2, ...dataf lowL }
Constraints
P I ≥ PO ≥ 1, PT ∈ {4, 6},
NLUT < LUT , NDSP < DSP, NBRAM < BRAM,
model ∈ {”spat ”, ”wino”}, dataf lowl ∈ {”is”, ”ws”}
Objective
∑L
l=1 Tl
Table 3: Resource Utilization of VU9P and PYNQ-Z1
LUTs DSPs 18Kb BRAMs
VU9P 706353 (59.8%) 5163 (75.5%) 3169 (73.4%)
PYNQ-Z1 37034 (69.61%) 220 (100%) 277 (98.93%)
SW parameters (CONV modes and dataflows) on top of the possible
combinations from the first step, and evaluate the layer latency
using Eq. 12-15. Finally, in Step(3), we traverse all candidate choices
from the second step and select the best one. Assuming Step(1)
providesN different hardware instance candidates, the computation
complexity of Step(2) and Step(3) should be O(N × L) and O(N ),
respectively.
6 EXPERIMENTAL RESULTS
For demonstration, HybridDNN targets a cloud FPGA (Semptian
NSA.241 with Xilinx VU9P) and an embedded FPGA (Xilinx PYNQ-
Z1) for generating DNN accelerators. For the cloud design, input
images are sent through PCIe to the on-board DDR4, while the
output results are collected by the host CPU. For the embedded
design using PYNQ-Z1, the inputs are copied from SD card to main
memory and processed by the programmable logic (PL). Results are
then sent back to the processor system (PS).
6.1 VGG16 Case Study
We implement accelerators for running VGG16 on VU9P and PYNQ-
Z1. Since VU9P has three dies (which shares the multi-dies feature
in latest cloud FPGAs), HybridDNN generates six accelerator in-
stances (with configuration: PI = 4, PO = 4, and PT = 6) to match
the number of dies as two instances can fit in one die. For the de-
sign on PYNQ-Z1, HybridDNN generates one accelerator instance
with the configuration of PI = 4, PO = 4, and PT = 4. Since us-
ing Winograd algorithm can be beneficial to process the CONV
layers in VGG16, the proposed DSE select Winograd CONV for
both designs, and we present the resource utilization in Table 3.
Compared to the conventional architecture which only supports
Spatial CONV, the overhead of adding Winograd supported hybrid
structure (including the Winograd transformation and the reconfig-
uration features of the functional modules) costs only 26.4% extra
LUTs but no extra DSPs on a VU9P FPGA. The main reason is
that, in HybridDNN, Spatial and Winograd CONV can reuse the
same PE to avoid wasting resources. This feature also helps to ex-
ploit available FPGA resources better, as most of the FPGA-based
DNN accelerators mainly rely on DSP resources while leaving a
considerable amount of LUTs unused.
6.2 Evaluation and Comparison
In Table 4, we compare the performance of HybridDNN to previ-
ously published works on VGG16 model. Results show that our
design for VU9P achieves a 1.8x higher performance (GOPS) and
2.0x higher energy efficiency compared to the state-of-art DNN
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Figure 6: Performance of VU9P and PYNQ-Z1
accelerator implemented using the same FPGA. To evaluate the
flexibility of HybridDNN, we extend our test cases and evaluate
60 and 40 CONV layers (with different feature map size, channel
number, and kernel size) using the generated accelerators target-
ing VU9P and PYNQ-Z1, respectively. Results in Figure 6 indicate
the performance of Spatial mode is stable and close to the peak
achievable performance, while the performance of Winograd mode
presents certain patterns that fluctuates across different CONV lay-
ers. By handling the same CONV layer, Winograd mode spends less
computation time than Spatial mode, which equivalently causes
higher demands of memory access bandwidth (as the same amount
of DNN parameters needs to be loaded fromDRAMwithin a smaller
time-slot). When a memory-bound is encountered, the performance
of Winograd mode drops. In the VGG16 case study, the DSE selects
all CONV layers of VGG16 to be implemented in Winograd mode
due to the sufficient memory bandwidth. However, in other scenar-
ios (e.g., IoT applications) where the available memory bandwidth
is limited by the embedded devices, Spatial CONV may outper-
formWinograd. The flexible support for both Spatial andWinograd
CONV allows the proposed HybridDNN framework to deliver the
optimal solutions and fit into a wide range of different scenarios.
We also compare the estimated results from our proposed analyti-
cal models to the HybridDNN generated hardware implementation
results, and only 4.27% and 4.03% errors are found for accelerators
running on VU9P and PYNQ-Z1, respectively. The accurate estima-
tions guarantee valid design space explorations in HybridDNN.
7 CONCLUSIONS
In this paper, we presented HybridDNN, a framework for building
DNN accelerators on FPGAs with high-performance and energy
efficiency. We proposed a highly scalable DNN accelerator architec-
ture for efficient deployment onto cloud/embedded FPGAs and a
flexible PE structure with hybrid Spatial/Winograd CONV support
for diverse CONV layers. We designed a comprehensive analytical
tool for fast and accurate performance estimation (with 4.27% and
4.03% error rate for accelerator designs in VU9P and PYNQ-Z1,
respectively), and a DSE engine to provide the best configurations
regarding CONVmodes (Spatial/Winograd), dataflows (IS/WS), and
parallel factors. With the above novel technologies, HybridDNN de-
livered accelerators with the highest performance peaking at 3375.7
Table 4: Comparison with Previous Works
[26] [4] [6] Ours
Device XilinxVU9P
Arria10
GX1150
Xilinx
VU9P
Xilinx
VU9P
PYNQ
Z1
Model VGG16 VGG16 VGG16 VGG16 VGG16
Precision 16-bit 16-bit 16-bit 12-bit* 12-bit*
Freq.(MHz) 210 385 214 167 100
DSPs 4096 2756 5349 5163 220
CNN
Perf.(GOPS) 1510 1790 1828.6 3375.7 83.3
Power(W) NA 37.5 49.3 45.9 2.6
DSP Effi.
(GOPS/DSP) 0.37 0.65 0.34 0.65 0.38
Energy Effi.
(GOPS/W) NA 47.78 37.1 73.5 32.0
*DNN parameters are quantized to 8-bit; input feature maps are set to 12-bit
in PE due to the Winograd matrix transformation
(VU9P) and 83.3 (PYNQ-Z1) GOPS, and the best energy efficiency
(73.5 GOPS/W) compared to previously published results.
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